If you download the simplified schematic for the SOM you can see that the 1GB phy reset is connected to CP0_SYSRST_IN_N and the RESET circuit is connected to CP0_SYSRST_OUT_N which then provides, CP0_SYSRST_IN_N
Related topics
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| CN9130 to Phyreset configuration | 1 | 322 | August 2, 2022 | |
| Accessing the 5G PHY on the CN9K dev board | 1 | 482 | October 6, 2021 | |
| Getting started with Octeon CN913x | 7 | 861 | July 11, 2024 | |
| Booting OpenWrt on ClearFog CN9130-Pro | 22 | 1498 | August 25, 2024 | |
| i.MX8MP second ethernet | 14 | 211 | October 3, 2025 |