Hello, I have successfully booted QNX on the HoneyComb. I thought it would take a few weeks, but thanks to ARMv8 being a lot more standardized than previous architectures it only took a couple of hours ;-). So far only a single core is seen and I would like to bring up the other cores. Does anyone…

Looks like I need to issue PSCI calls via SMC.

Thanks, it was actually quite easy… All 16 cores boot. Next is to find where is the rest of RAM… The manual (and FDT) only specify 0x80000000-0xffffffff for the first 2GB. Need to hunt down those elusive remaining 30GB… I’m pleasantly surprised as to how easy it is to work with this board. –Elad …

There are 3 memory ranges. You can download the lx2160a reference manual from NXP’s site. It is a free download, just requires creating an account.

Yes, I have the manual. I missed “GPP DRAM Region #2”, but in any case it wasn’t clear that the firmware would assign the addresses sequentially from the bottom. Also, there seem to be regions that need to be avoided within the lower 2GB. I can boot a working system with 1GB (0x80000000-0xbfffffff)…

OK, all good now: System page at phys:0000000080012000 user:ffffff8040414000 kern:ffffff8040411000 Starting next program at vffffff8060075820 All ClockCycles offsets within tolerance Welcome to QNX Neutrino on the HoneyComb-LX2 (Armv8-A Cortex-A72 core) Starting watchdog... Starting Serial driver..…

SMP boot sequence

NXP LX2160

jnettlet July 7, 2022, 3:23pm 3

Yes all Host OS core control is done via the standardized PSCI calls into TF-A

Topic		Replies	Views
Unable to release secondary cores / HoneyComb LX2 NXP LX2160	4	80	July 29, 2024
Honeycomb LX2160 - First bootup RAM training problems NXP LX2160 NXP-LX2160	4	261	November 21, 2024
Compatibility of RAM modules? NXP LX2160	8	499	September 14, 2021
U-Boot (ATF) failure LDSK-21.08 on ClearFog LX2 NXP LX2160	9	751	May 11, 2022
USB boot on Arch linux ISO, arm-smmu errors. Board is no more booting NXP LX2160	4	280	May 5, 2022

SMP boot sequence

Related topics